Introduction
============

Graphene has recently attracted a lot of attention. Its 2D nature along with its significantly high carrier mobility (≈15,000 cm^2^/(V·s)) make it an ideal material to replace silicon \[[@R1]\] in the more than Moore era. During deposition of the dielectric layer on graphene as well as from deposition of graphene on the substrate defects may be formed in the film resulting in the presence of trap states; *D* ~it~ states (cm^−2^·eV^−1^) at the interface between the dielectric layer and graphene channel \[[@R2]--[@R3]\]. These trap states trap mobile carriers degrading the gate field modulation effect, thereby resulting in degraded surface potential.

Popular metal-oxide-graphene field-effect transistor (MOGFET) models do not take into account the detrimental effect of *D* ~it~ states on device surface potential \[[@R4]--[@R5]\]. Zebrev et al. \[[@R6]\], recently presented a model that takes into account the effect of *D* ~it~ states on the device current. A similar approach has been used by \[[@R7]\]. However, Zebrev's drain current expression is based on the assumption of presence of constant *D* ~it~ states over the entire energy range of operation of the device. The assumption does not work generally; recently, significantly varying *D* ~it~ distribution has been reported for metal-oxide-graphene (MOG) capacitors \[[@R8]\]. This suggests the need for a model that can analytically calculate the interface trap density of MOGFET devices that could later be used in drain current *I* ~ds~ models for efficient *I* ~ds~ performance prediction.

This work presents a method to extract interface trap density of MOGFET with the help of device *C* ~tot~--*V* ~gs~ data. Basic equations and parameters needed to extract interface trap density are explained below. Extraction and verification of extracted trap density is explained following the section below.

Basic equations and parameters
==============================

Basic equations
---------------

[Fig. 1](#F1){ref-type="fig"} shows the schematic of a typical MOGFET. The channel consists of monolayer graphene with length *L* deposited on a SiO~2~ layer with a p-type doped silicon substrate as the backgate (only top-gated monolayer MOGFET is considered in this work). The gate stack consists of a dielectric layer with thickness *t* ~ox~ and a metal gate. *Q* ~it~ in [Fig. 1](#F1){ref-type="fig"} refers to the interface trap charge found at the dielectric/channel interface. [Fig. 1](#F1){ref-type="fig"} shows the equivalent capacitive circuit of the typical capacitances in the MOGFET device. In a MOGFET top gate capacitance *C* ~ox~ is in series with the parallel combination of interface trap capacitance *C* ~it~ which originates from the presence of *D* ~it~ states, and *C* ~q~ the quantum capacitance.

![(a) Schematic of MOGFET device. (b) Equivalent capacitive circuit of typical capacitances in MOGFET.](Beilstein_J_Nanotechnol-07-1368-g002){#F1}

*C* ~q~ is a graphene material property and is given by \[[@R9]\],

![](Beilstein_J_Nanotechnol-07-1368-e001.jpg)

where, *q* is the charge on an electron, φ~s~ is surface potential,
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![](Beilstein_J_Nanotechnol-07-1368-i002.jpg) is the Planck's constant, *v* ~f~ is the fermi velocity (1 × 10^8^ cm^2^/(V·s)), *C* ~qi~ is a fitting factor independent of φ~s~, and accounts for the finite *C* ~q~ observed at Dirac point (DP) (at which the fermi level *E* ~f~ = *q*φ~s~ = 0 = *E* ~D~, where *E* ~D~ is the energy (eV) at DP).

The total capacitance *C* ~tot~ of MOGFET is given by,
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Applying the capacitor divider relation to [Fig. 1](#F1){ref-type="fig"}, the surface potential φ~s~ of MOGFET is given by,

![](Beilstein_J_Nanotechnol-07-1368-e003.jpg)

where *V* ~gs~ is the gate voltage, *V* ~DP~ is the gate voltage at DP known to be caused by the gate-metal/graphene workfunction difference \[[@R10]\], and/or interface trap states \[[@R11]\], and *V* ~c~ is the channel voltage drop due to the applied drain bias *V* ~ds~ with *V* ~c~ = 0 at the source end and *V* ~c~ = *V* ~ds~ at the drain end.

Solving self-consistently for φ~s~ in [Eq. 3](#FD3){ref-type="disp-formula"} and *C* ~q~ = (β~g~ *q*φ~s~), φ~s~ is given by [Eq. 4](#FD4){ref-type="disp-formula"},
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Here, the positive (negative) sign applies when (*V* ~gs~ − *V* ~DP~ − *V* ~c~) *C* ~ox~ \> 0 (\< 0). The sum of *C* ~q~ + *C* ~it~ in [Eq. 2](#FD2){ref-type="disp-formula"} and [Eq. 3](#FD3){ref-type="disp-formula"} can be labeled as *C* ~x~. The next few paragraphs explain the procedure for extraction of experimental φ~s~, *C* ~q~, *C* ~it~ and *Q* ~it~ parameters of two sample MOGFET devices which are then used in extraction of their *D* ~it~ distributions explained in the section "Extraction of interface trap states".

Experimental φ~s~, *C* ~it~, and *Q* ~it~ extraction
----------------------------------------------------

Surface potential φ~s~ and *C* ~it~ were extracted for two MOGFET devices using experimental *C* ~tot~ *--V* ~gs~ data (from herein referred as *C* ~tot_exp~) taken from Device 1 \[[@R7]\], and device 2 \[[@R12]\] (with back-gate bias = 0 V, and *V* ~ds~ = 0). The extracted φ~s~ and *C* ~it~ parameters obtained using experimental *C* ~tot_exp~ data will be referred to as φ~s_exp~ and *C* ~it_exp~. The device parameters for both the devices are mentioned in [Table 1](#T1){ref-type="table"}.

###### 

Device parameters for devices 1 and 2.

  --------------------- --------------------- ----------------------------
  Device                Device parameter      MOGFET reported/used value
                                              
  Device 1 \[[@R7]\]    *C* ~ox~ (μF/cm^2^)   1.98
  *V* ~DP~ (V)          0.2                   
  *C* ~qi~ (μF/cm^2^)   1                     
  Device 2 \[[@R12]\]   *C* ~ox~ (μF/cm^2^)   0.76
  *V* ~DP~ (V)          0.11                  
  *C* ~qi~ (μF/cm^2^)   1.6                   
  --------------------- --------------------- ----------------------------

As mentioned in \[[@R12]\] for Device 2, the DC method used to find *C* ~ox~ involves a large amount of ambiguity due to imprecise evaluation of the back-gate capacitance \[[@R13]\], and consequently *C* ~ox~. A *C* ~ox~ value of 1.00 μF/cm^2^ along with available *C* ~q~ and *C* ~it~ parameters from \[[@R12]\] in [Eq. 2](#FD2){ref-type="disp-formula"} was found to reproduce available *C* ~tot_exp~, and *C* ~q~ results very well, instead of the reported value of 0.76 μF/cm^2^, the former is used instead in this work. The extraction procedure is described next.

*C* ~x~ can be found from [Eq. 5](#FD5){ref-type="disp-formula"} which is derived from manipulating [Eq. 2](#FD2){ref-type="disp-formula"}. Here *C* ~tot~ is the respective experimental *C* ~tot~--*V* ~gs~ data for the two experimental devices and *C* ~ox~ is their oxide capacitances mentioned in [Table 1](#T1){ref-type="table"}.
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*C* ~x~ obtained from the above equation is then substituted in [Eq. 3](#FD3){ref-type="disp-formula"} to extract device's φ~s~ as a function of *V* ~gs~, with all the other parameters in [Eq. 3](#FD3){ref-type="disp-formula"} known. The extracted φ~s~ is referred to as φ~s_exp~ as device's surface potential extracted from experimental *C* ~tot~--*V* ~gs~ data.

Once φ~s_exp~ is obtained, *C* ~q~ can be calculated from [Eq. 1](#FD1){ref-type="disp-formula"}. Finally, device's *C* ~it~ can be obtained using the expression below. The extracted *C* ~it~ is referred to as *C* ~it_exp~ as device's interface trap capacitance obtained from experimental *C* ~tot~--*V* ~gs~ data.
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By substituting *C* ~it_exp~ in the expression given below, device's *Q* ~it~ can be extracted.
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In [Eq. 7](#FD7){ref-type="disp-formula"} *E* ~f~ = φ~s_exp~. The extracted *Q* ~it~ is referred to as *Q* ~it_exp~ as the interface trap charge extracted from experimental *C* ~tot~--*V* ~gs~ data.

The relationship between *C* ~it~ and *Q* ~it~ is given by
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Extraction of interface trap states
-----------------------------------

For the extraction, according to standard convention \[[@R6]\] acceptor and donor type traps states were considered for the n-type MOGFET, and p-type MOGFET operation, respectively.

The interface trap charge for both acceptor type and donor type trap states can be calculated from the following \[[@R11]\],

![](Beilstein_J_Nanotechnol-07-1368-e009.jpg)
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Here, in [Eq. 9](#FD9){ref-type="disp-formula"}--11, *Q* ~it_calc~ denotes the calculated interface trap charge, *F* ~tA~ (*F* ~tD~) denotes the probability of occupation of *k* acceptor (donor) type trap states, and *E* ~tA~ (*E* ~tD~) denotes the *i*th energy level of each of these *k* acceptor (donor) type trap state. *D* ~it~ is the interface trap density defined at the *i*th energy level. *Q* ~it~ can be found by the integral of product of all the *k* trap states with their respective *F* ~tA~ (*F* ~tD~) between *E* ~D~ and *E* ~f~.

*D* ~it~ distribution extraction criteria are based on our earlier work on MoS~2~ MOSFET \[[@R14]\], and are highlighted in [Fig. 2](#F2){ref-type="fig"}. The following procedure describes *D* ~it~ extraction criteria for MOGFET devices using the two reference experimental devices. As a first step, *Q* ~it_exp~ and φ~s_exp~ values are extracted using the procedure outlined in the previous section. Next, the extracted φ~s_exp~ is substituted in [Eq. 10](#FD10){ref-type="disp-formula"} and [Eq. 11](#FD11){ref-type="disp-formula"} as *E* ~f~ = *q*φ~s_exp~ to calculate *F* ~tA(D)~ values. These *F* ~tA(D)~ values are then used in [Eq. 9](#FD9){ref-type="disp-formula"} to find *Q* ~it_calc~. In this step and the step prior to this, *D* ~it~ values in [Eq. 9](#FD9){ref-type="disp-formula"} and *E* ~tA(D)~ values in [Eq. 10](#FD10){ref-type="disp-formula"} and [Eq. 11](#FD11){ref-type="disp-formula"} are fitted for each energy level such that *Q* ~it_calc~ obtained using this procedure matches, as a function of φ~s_exp~, experimental *Q* ~it_exp~ extracted earlier. This is indicated by step 3 of the flowchart shown in [Fig. 2](#F2){ref-type="fig"}.

![*D* ~it~ distribution extraction procedure.](Beilstein_J_Nanotechnol-07-1368-g003){#F2}

If *Q* ~it_exp~ and *Q* ~it_calc~ values as a function of φ~s_exp~ match it means the fitted *D* ~it~ values used in [Eq. 9](#FD9){ref-type="disp-formula"} to calculate *Q* ~it_calc~ were a good fit to reproduce the extracted experimental *Q* ~it_exp~. This step enables us to calculate *D* ~it~ values.

At this point, we have only calculated *Q* ~it_calc~ as a function of φ~s_exp~. In order to compare parameters consistently we need to self-consistently find *Q* ~it_calc~ as a function of φ~s_calc~, where φ~s_calc~ refers to φ~s~ calculated from [Eq. 4](#FD4){ref-type="disp-formula"} using *C* ~it_calc~ as the input variable. *C* ~it_calc~ refers to *C* ~it~ calculated from [Eq. 8](#FD8){ref-type="disp-formula"} using *Q* ~it_calc~ and φ~s_calc~ as input variables. The self-consistent *C* ~it_calc~--φ~s_calc~ calculation procedure is based on our earlier works on MOSFET interface trap drain current modeling \[[@R14]--[@R15]\]. The procedure is highlighted in [Fig. 3](#F3){ref-type="fig"} and is described next.

![φ~s_calc~/*Q* ~it_calc~ self-consistent calculation procedure.](Beilstein_J_Nanotechnol-07-1368-g004){#F3}

The first step is calculating *C* ~it_calc~ from [Eq. 8](#FD8){ref-type="disp-formula"} by substituting *Q* ~it_calc~ obtained in the previous step (i.e., during the *D* ~it~ extraction procedure) and the earlier obtained φ~s_exp~. The calculated *C* ~it~ is referred to as *C* ~it_calc~. Calcuted *C* ~it_calc~ is then substituted in [Eq. 4](#FD4){ref-type="disp-formula"} to find φ~s_calc~. This φ~s_calc~ is then substituted back in [Eq. 9](#FD9){ref-type="disp-formula"}--11 using the already extracted interface trap distribution to calculate *Q* ~it_calc~. This *Q* ~it_calc~ along with φ~s_calc~ obtained in the previous step is substituted back in [Eq. 8](#FD8){ref-type="disp-formula"} to find *C* ~it_calc~ which is then substituted in [Eq. 4](#FD4){ref-type="disp-formula"} to find φ~s_calc~. This process is repeated back and forth until self-consistency is obtained between *Q* ~it_calc~/*C* ~it_calc~ and φ~s_calc~. Now we can express *Q* ~it_calc~/*C* ~it_calc~ as functions of φ~s_calc~, and in turn φ~s_calc~ is calculated using *C* ~it_calc~.

Interface trap distribution verification criteria simply implies that

1.  *Q* ~it_calc~ (as a function of φ~s_calc~) should match well with *Q* ~it_exp~ (as a function of φ~s_exp~).

2.  *C* ~it_calc~ (as a function of φ~s_calc~) should match well with *C* ~it_exp~ (as a function of φ~s_exp~).

3.  φ~s_calc~ should match well with φ~s_exp~.

If the respective calculated and experimental parameters are in reasonable agreement, it proves that the fitted *D* ~it~ values used to find the calculated parameters were reasonable (within a tolerance limit) to match well the experimental parameters. The extracted *D* ~it~ distribution is shown in [Fig. 4](#F4){ref-type="fig"}; magenta for Device 1 and yellow for Device 2.

![Extracted *D* ~it~ distribution, magenta: Device 1, yellow: Device 2.](Beilstein_J_Nanotechnol-07-1368-g005){#F4}

Results and Discussion
======================

To prove the validity of the extraction criteria, the extracted experimental parameters, i.e., *Q* ~it_exp~, *C* ~it_exp~, φ~s_exp~, and *C* ~tot_exp~ are compared with the respective calculated, i.e., *Q* ~it_calc~, *C* ~it_calc~, φ~s_calc~, and *C* ~tot_calc~ parameters obtained using the extracted *D* ~it~ distribution, as shown in the following.

[Fig. 5](#F5){ref-type="fig"} and 5b compare for Device 1 and 2, respectively, the extracted *Q* ~it_exp~ from [Eq. 7](#FD7){ref-type="disp-formula"} (symbols) as a function of φ~s_exp~ with the self-consistently calculated *Q* ~it_calc~ as a function of φ~s_calc~. *Q* ~it_exp~, and *Q* ~it_calc~ are in reasonable agreement as shown by [Fig. 5](#F5){ref-type="fig"} and 5d which show the difference in *Q* ~it_calc~ and *Q* ~it_exp~ as a function of *V* ~gs~, for Device 1 and 2, respectively.

![(a) and (c) *Q* ~it~ for Device 1 and 2 respectively, symbols: *Q* ~it_exp~ from [Eq. 7](#FD7){ref-type="disp-formula"} as a function of φ~s_exp~, line: *Q* ~it_calc~ calculated from [Eq. 9](#FD9){ref-type="disp-formula"}--11 as a function of φ~s_calc~. [Fig. 5](#F5){ref-type="fig"} and 5d show the difference in *Q* ~it_calc~ and *Q* ~it_exp~ as a function of *V* ~gs~ for Device 1 and 2 respectively.](Beilstein_J_Nanotechnol-07-1368-g006){#F5}

[Fig. 6](#F6){ref-type="fig"} and 6b show for Device 1 and 2, respectively, the extracted φ~s_exp~ (symbols) as a function of *V* ~gs~ − *V* ~DP~ compared with φ~s_calc~ (solid line) as a function of *V* ~gs~ − *V* ~DP~; φ~s_exp~ is in excellent agreement with φ~s_calc~.

![(a) and (b) φ~s~ for Device 1 and 2 respectively as a function of *V* ~gs~, symbols: extracted φ~s_exp~, lines: φ~s_calc~ calculated from [Eq. 4](#FD4){ref-type="disp-formula"} using the self-consistently obtained *C* ~it_calc~/*Q* ~it_calc~ from [Eq. 8](#FD8){ref-type="disp-formula"}--11, dashed lines; φ~s_calc~-ideal from [Eq. 4](#FD4){ref-type="disp-formula"} with *C* ~it~ = 0. Blue symbols show the difference in φ~s_calc~ and φ~s_exp~.](Beilstein_J_Nanotechnol-07-1368-g007){#F6}

Also shown is φ~s~-ideal, calculated from [Eq. 4](#FD4){ref-type="disp-formula"} with *C* ~it~ = 0 (dashed line). The surface potential calculated with no *C* ~it~ = 0 compared with the surface potential calculated considering *C* ~it~ clearly indicates that with no *C* ~it~ included in the surface potential calculation the result will be an erroneously calculated surface potential. Such an erroneous surface potential if used in surface potential based drain current models will lead to unrealistic prediction of device current. Blue symbols in [Fig. 6](#F6){ref-type="fig"} and 6b show the difference in φ~s_exp~ and φ~s_calc~. As the graph shows, the difference between the two is minimal. The model ensures accurate, realistic calculation of device surface potential by taking into account degradation caused by trap states. This feature could be used to develop more realistic drain current models.

[Fig. 7](#F7){ref-type="fig"} and 7b show for Device 1 and 2 respectively, the extracted *C* ~it_exp~ (symbols) from [Eq. 6](#FD6){ref-type="disp-formula"}, as a function of φ~s_exp~ compared with the *C* ~it_calc~ (solid line), as a function of φ~s_calc~; *C* ~it_exp~ is in reasonable agreement with *C* ~it_calc~. [Fig. 7](#F7){ref-type="fig"} and 7d show difference in *C* ~it_exp~ and *C* ~it_calc~ as a function of *V* ~gs~. The error in *C* ~it_calc~ although, higher than *Q* ~it_calc~ is still negligible. This is proven when we substitute *C* ~it_calc~ in [Eq. 4](#FD4){ref-type="disp-formula"} to calculate φ~s_calc~ (when self-consistency is obtained), φ~s_calc~ matches very well with φ~s_exp~ as shown earlier in [Fig. 6](#F6){ref-type="fig"}.

![(a) and (c). *C* ~it~ for Device 1 and 2 respectively, symbols: *C* ~it_exp~ from [Eq. 6](#FD6){ref-type="disp-formula"} as a function of φ~s_exp~, line: *C* ~it_calc~ calculated from [Eq. 8](#FD8){ref-type="disp-formula"}--11 as a function of φ~s_calc~. (b) and (d) show the difference between *C* ~it_exp~ and *C* ~it_calc~ as a function of *V* ~gs~ for Device 1, and 2 respectively.](Beilstein_J_Nanotechnol-07-1368-g008){#F7}

Finally, *C* ~tot_exp~ is compared with *C* ~tot_calc~ calculated using *C* ~q_calc~ from [Eq. 1](#FD1){ref-type="disp-formula"}, and *C* ~it_calc~ obtained above in [Eq. 2](#FD2){ref-type="disp-formula"}, this is shown in [Fig. 8](#F8){ref-type="fig"} and 8b for Device 1 and 2 respectively; *C* ~tot_exp~ (symbols) is in excellent agreement with *C* ~tot_calc~ (solid line). All calculated parameters dependent on *D* ~it~ states, i.e., *Q* ~it_calc~, *C* ~it_calc~, φ~s_calc~ and device *C* ~tot_calc~ are in excellent agreement with the respective extracted experimental parameters, thereby validating the extracted *D* ~it~ distribution.

![(a) and (b) *C* ~tot~ for Device 1 \[[@R7]\] and 2 \[[@R12]\] respectively, symbols: *C* ~tot_exp~ as a function of *V* ~gs~, lines: *C* ~tot_calc~ from [Eq. 2](#FD2){ref-type="disp-formula"} as a function of *V* ~gs~.](Beilstein_J_Nanotechnol-07-1368-g009){#F8}

It must be mentioned part of this work is based on our earlier work on MoS~2~ transistor \[[@R14]\] as briefly mentioned earlier. However, in that work the interface trap density of MoS~2~ transistor was extrated by simply fitting the *Q* ~it~ parameter in the device's drain current (*I* ~ds~) model to fit experimental device's *I* ~ds~ with the calculated one from the model. Next, device's φ~s~ was calculated from the model equation. This φ~s~ was substituted in [Eq. 9](#FD9){ref-type="disp-formula"}--11 (also used in that work) to fit *E* ~tA/D~ and *D* ~it~ values to match *Q* ~it~ obtained earlier by fitting device's *I* ~ds~. This *D* ~it~ distribution extraction procedure is the same in both works. However, in this work, instead of fitting *Q* ~it~ in a drain current expression, a thorough analytical framework has been developed, based on fundamental MOGFET device physics, to extract important experimental parameters including *Q* ~it~, *C* ~it~ and φ~s~ data from experimental *C* ~tot~--*V* ~gs~ data as highlighted in the section "Experimental φ~s~, *C* ~it~, and *Q* ~it~ extraction". Using these experimental parameters as a reference and the framework developed earlier \[[@R14]--[@R15]\] an analytical framework was presented to extract the interface trap distribution of MOGFET devices.

To date, to the best of our knowledge this is the only such work in the field. No thorough quantitative, experimental data yet exists on interface trap distribution of graphene transistors. In light of this, this work will be a useful addition to graphene-transistor compact modeling literature.

Conclusion
==========

In summary, a simple analytic method was introduced to extract the interface trap distribution of MOGFET devices using device's *C* ~tot~--*V* ~gs~ data. The model makes use of the basic set of equations used to define device physics of MOGFET devices. Using the procedure mentioned above, interface trap densities of two reference experimental devices were extracted. Device parameters dependent on the extracted interface distribution including the calculated surface potential, interface trap charge, interface trap capacitance and total capacitance matched very well with the respective extracted experimental device parameters. The model enables calculation of device surface potential with the adverse effect of trap charge on device surface potential included. This capability could further be explored in surface potential based MOGFET *I* ~ds~ models to help predict MOGFET *I* ~ds~--*V* ~gs~ performance more accurately by including the effect of interface trap charge on device surface potential.
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